module gate(
  input  a,
  input  b,
  output y
);
assign y = a & b;//与门
assign y = a | b;//或门
assign y = ~a;//非门
assign y = a ^ b;//异或门
endmodule